



**Europäisches Patentamt**

**European Patent Office**

Office européen des brevets



(11) **EP 1 274 091 A1**

(12) **EUROPEAN PATENT APPLICATION**

(43) Date of publication:

**08.01.2003 Bulletin 2003/02**

(51) Int. Cl.: **G11C 8/12, G11C 16/14.**

**G11C 16/08, G11C 16/12**

(21) Application number: 02254586.7

(22) Date of filing: 28.06.2002

**(84) Designated Contracting States:**

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE TR

**Designated Extension States:**

AL LT LV MK RO SI

(30) Priority: 29.06.2001 JP 2001199873

**(71) Applicant: Sharp Kabushiki Kaisha  
Osaka-shi, Osaka 545-8522 (JP)**

(72) Inventor: **Shioyama, Kazutomo**

**Sakai-shi, Osaka (JP)**

(74) Representative: **Brown, Kenneth Richard et al**  
**R.G.C. Jenkins & Co.**  
**26 Caxton Street**  
**London SW1H 0RJ (GB)**

Representative: **Brown, Kenneth Richard et al**

**R.G.C. Jenkins & Co.**

**26 Caxton Street**


**London SW1H 0RJ (GB)**

(54) **Nonvolatile semiconductor memory device with block architecture and minimized load on the internal voltage supply**

(57) A nonvolatile semiconductor memory device of the present invention includes: a plurality of memory blocks each including a memory array including a plurality of memory cells, a plurality of word lines and bit lines provided so as to cross each other for selecting the memory cell, a row decoder for selecting the word line according to an externally-input row address signal, a column decoder for selecting the bit line according to an

externally-input column address signal; and at least one internal voltage generation circuit for applying a voltage required for performing data write/erase operations on the memory array, a plurality of first switch circuits are provided such that each first switch circuit is provided between the at least one internal voltage generation circuit and the row decoder or the column decoder, and a switch selection circuit is provided for selectively operating the plurality of first switch circuits.

**FIG. 1**



## Description

### BACKGROUND OF THE INVENTION

#### 1. FIELD OF THE INVENTION:

[0001] The present invention relates to a nonvolatile semiconductor memory device, and more particularly to a nonvolatile semiconductor memory device which includes an internal voltage generation circuit having a function of generating a high voltage required for data write/erase operations and can reduce an area occupied by the internal voltage generation circuit or suppress an increase in such an area by reducing load applied to an output terminal of the internal voltage generation circuit from which a high voltage is provided.

#### 2. DESCRIPTION OF THE RELATED ART:

[0002] Recently, a nonvolatile semiconductor memory device represented by a flash memory is coming into wide use. The nonvolatile semiconductor memory device has a feature that electric power is not required for holding stored information, and therefore is mainly used in a mobile apparatus, such as a mobile phone or a mobile information processing apparatus, which is severely required to be compact in size and consume low power.

[0003] In general, a flash memory often has functions of electrically writing and erasing data and includes an internal voltage generation circuit (hereinafter, referred to as "charge pump circuit") having a function of generating a high voltage required for data write/erase operations.

[0004] Such a conventional flash memory is described below with reference to Figure 2. As shown in Figure 2, the conventional flash memory includes a plurality of memory blocks B1 and B2 (the memory block B2 has a same structure as that of the memory block B1 and is therefore not shown in detail) each including: a memory array M1 including a plurality of memory cells; a plurality of word lines WL and bit lines BL provided so as to cross each other for selecting a memory cell (in this case, the word lines WL and bit lines BL are perpendicular to each other); a row decoder XD for selecting a word line WL according to an externally-input row address signal; and a column decoder YD for selecting a bit line BL according to an externally-input column address signal. Each of the memory blocks B1 and B2 is connected to charge pump circuits PV1 and PV2 so as to provide the voltage required for performing data write/erase operations on the memory arrays M1. A voltage generated by the charge pump circuit PV1 is applied to the row decoder XD in each of the plurality of memory blocks B1 and B2. A voltage generated by the charge pump circuit PV2 is applied to the column decoder YD in each of the plurality of memory blocks B1 and B2. Although a case where the plurality of memory blocks are two memory blocks B1 and B2 is described below,

the plurality of memory blocks are not limited to two memory blocks and three or more memory blocks can be used as the plurality of memory blocks.

[0005] Next, a voltage to be applied for data write/erase operations is described with reference to a structure of a flash memory shown in Figure 3. In Figure 3, reference numerals 1 and 2 denote diffusion regions which respectively form a drain region (D) and a source region (S) of a memory cell. Reference numeral 4 denotes a floating gate (FG) for holding electric charge which is in a state of being fully insulated from electricity by oxide films 3 and 5. Reference numeral 6 denotes a control gate (CG) formed on the oxide film 5. Injection of electric charge into the floating gate 4 (data write) and drawing of electric charge from the floating gate 4 (data erase) are performed by applying a voltage to the control gate 6.

[0006] In general, injection and drawing of electric charge (electrons) are performed by means of a tunnel current or activated hot electrons passing through the oxide film 3, and therefore the oxide film 3 is also called a tunnel film. Electric charge injected into the floating gate 4 through the oxide film 3 is semipermanently held in the floating gate 4 if a specific electric field is not applied. Therefore, the flash memory functions as a non-volatile semiconductor memory device.

[0007] Examples of specific values of applied voltage are described below. In the case of a data write operation by means of the injection of hot electrons, for example, a high voltage of 12V is applied to the control gate 6, a high voltage of 6V is applied to the drain region 1, and zero voltage is applied to the source region 2. This allows a channel to be formed between the source and drain regions 2 and 1, so that a large current flows through the channel (electron migration from the source region 2 to the drain region 1). After the migration from the source region 2 to the drain region 1, each electron has a large energy due to the high voltage applied to the drain region 1. When an electron has higher energy than that of an energy barrier of an insulation film (oxide film 3), the electron can migrate to the floating gate 4. According to this mechanism, the injection of the electrons into the floating gate 4 brings a memory cell into a data write state.

[0008] On the other hand, in the case of a negative voltage erase method which is one of the methods for drawing electrons stored in a floating gate into a source of a memory cell, for example, a voltage of -10V is applied to the control gate 6, zero voltage is applied to the source region 2, and the drain region 1 is brought into a floating (high impedance) state. This allows electrons to migrate from the floating gate 4 to the source region 2 due to a tunnel effect, thereby erasing data in the memory cell.

[0009] As described above, in order to perform data write/erase operations on a flash memory cell, either of positive or negative voltages, which is higher than a normal power supply voltage, is required. Such a high volt-

age or a negative voltage is applied to a drain of the flash memory cell via a bit line connected thereto and a control gate of the flash memory cell via a word line connected thereto.

**[0010]** When performing a data write operation, the charge pump circuit **PV1** generates, for example, a voltage of 12V which is applied to a predetermined word line via a row decoder **XD** in a selected memory block and the charge pump **PV2** generates, for example, a voltage of 6V which is applied to a predetermined bit line via a column decoder **YD** in the selected memory block. As a result of this, data is written in a memory cell in which the predetermined word and bit lines cross each other. In an unselected memory block, no voltage is applied to any one of word and bit lines by the charge pump circuits **PV1** and **PV2**.

**[0011]** However, in the conventional structure described above, the charge pump circuits **PV1** and **PV2** are respectively connected to the row decoders **XD** and the column decoders **YD** of all the memory blocks, and therefore a large load is applied to each of the charge pump circuits **PV1** and **PV2**.

**[0012]** Accordingly, when a current application ability of a charge pump circuit is weak, a voltage applied by that charge pump circuit to a memory array is reduced, so that a data write property of the charge pump circuit with respect to the memory array is deteriorated, thereby causing problems, e.g., a period of time required for a data write operation is lengthened. Further, similar problems are caused with respect to a data erase operation on the memory array.

**[0013]** Therefore, in the conventional nonvolatile semiconductor memory device, as memory capacity is increased, a size of a charge pump circuit is also required to be increased, thereby further increasing an area of a semiconductor chip.

#### SUMMARY OF THE INVENTION

**[0014]** According to one aspect of the present invention, there is provided a nonvolatile semiconductor memory device including: a plurality of memory blocks each including a memory array including a plurality of memory cells, a plurality of word lines and bit lines provided so as to cross each other for selecting the memory cell, a row decoder for selecting the word line according to an externally-input row address signal, a column decoder for selecting the bit line according to an externally-input column address signal; and at least one internal voltage generation circuit for applying a voltage required for performing data write/erase operations on the memory array, a plurality of first switch circuits are provided such that each first switch circuit is provided between the at least one internal voltage generation circuit and the row decoder or the column decoder, and a switch selection circuit is provided for selectively operating the plurality of first switch circuits.

**[0015]** In one embodiment of the invention, the at

least one internal voltage generation circuit includes a charge pump circuit and has a function of generating a voltage which is higher than a positive or negative power supply voltage.

**[0016]** In another embodiment of the invention, each first switch circuit has a function of electrically connecting and disconnecting the at least one internal voltage generation circuit to the memory block so as to selectively apply an output voltage provided by the internal voltage generation circuit to the memory block.

**[0017]** In still another embodiment of the invention, the switch selection circuit has a function of outputting a signal for selecting at least one of the plurality of first switch circuits according to an externally-input address signal.

**[0018]** In still another embodiment of the invention, each first switch circuit is formed of a P-channel-type MOS transistor.

**[0019]** In still another embodiment of the invention, a plurality of second switch circuits are provided such that one of a source and a drain of each second switch circuit is connected to an output terminal of a corresponding one of the plurality of first switch circuits provided between the at least one internal voltage generation circuit and the row decoder or the column decoder and the other one of the source and the drain thereof is grounded, and each second switch circuit has a function of grounding a connection point between the row or column decoder and the corresponding one of plurality of first switch circuits when the corresponding one of plurality of first switch circuits is electrically disconnected.

**[0020]** In still another embodiment of the invention, each second switch circuit is formed of an N-channel-type MOS transistor.

**[0021]** Functions of the present invention are described below.

**[0022]** In the present invention, a first switch circuit provided between an internal voltage generation circuit (a charge pump circuit) and a row or column decoder is selectively operated using a switch selection circuit. By connecting the charge pump circuit only to a memory block selected from a plurality of memory blocks so as to apply an output voltage from the charge pump circuit to the selected memory block, it is possible to reduce the load applied to the charge pump circuit.

**[0023]** In order to conduct a high voltage generated by the charge pump circuit without reducing potential of the high voltage, it is preferable to use a P-channel-type MOS transistor as the first switch circuit.

**[0024]** Further, by providing a plurality of second switch circuits such that one of a source and a drain of each second switch circuit is connected to an output terminal of the first switch circuit and the other one of the source and the drain thereof is grounded and grounding the row or column decoder when the first switch circuit is electrically disconnected, it is possible to reduce the load applied to the charge pump circuit connected to the row or column decoder.

[0025] Since an N-channel-type MOS transistor is superior in conductive properties to a P-channel-type MOS transistor, it is preferable to use the N-channel-type MOS transistor as the second switch circuit which is a transistor having ground potential as source potential.

[0026] Thus, the invention described herein makes possible the advantages of providing a nonvolatile semiconductor memory device which can reduce the load applied to an internal voltage generation circuit without deteriorating data write/erase properties, so that a size of the internal voltage generation circuit is kept minimum, thereby preventing an increase in area of a semiconductor chip.

[0027] These and other advantages of the present invention will become apparent to those skilled in the art upon reading and understanding the following detailed description with reference to the accompanying figures.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0028] Figure 1 is a block diagram illustrating a structure of a nonvolatile semiconductor memory device according to an embodiment of the present invention.

[0029] Figure 2 is a block diagram illustrating a structure of a conventional nonvolatile memory device.

[0030] Figure 3 is a cross-sectional view illustrating a structure of a typical flash memory cell.

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0031] Hereinafter, embodiments of the present invention will be described with reference to the accompanying figures.

[0032] Figure 1 is a block diagram illustrating a structure of a flash memory which is an embodiment of a nonvolatile semiconductor memory device of the present invention. As shown in Figure 1, this flash memory includes a plurality of memory blocks **B1** and **B2** (the memory block **B2** has a same structure as that of the memory block **B1** and is therefore not shown in detail) each including: a memory array **M1** including a plurality of memory cells; a plurality of word lines **WL** and bit lines **BL** provided so as to cross each other for selecting a memory cell (in this case, the word lines **WL** and bit lines **BL** are perpendicular to each other); a row decoder **XD** for selecting a word line **WL** according to an externally-input row address signal; and a column decoder **YD** for selecting a bit line **BL** according to an externally-input column address signal. In the memory block **B1**, the row decoder **XD** is connected to a switch circuit **P1** and the column decoder **YD** is connected to a switch circuit **P2**. In the memory block **B2**, the row decoder **XD** is connected to a switch circuit **P3** and the column decoder **YD** is connected to a switch circuit **P4**. The switch circuits **P1** and **P3** are connected to a charge pump circuit **PV1** for providing a voltage required for performing data write/erase operations on memory arrays **M1**. The switch cir-

cuits **P2** and **P4** are connected to a charge pump circuit **PV2**. A voltage generated by each of the charge pump circuits **PV1** and **PV2** is higher than a power supply voltage for driving the memory arrays **M1**. A voltage generated by the charge pump circuit **PV1** is applied to the row decoder **XD** in the memory block **B1** via the switch circuit **P1** and to the row decoder **XD** in the memory block **B2** via the switch circuit **P3**. A voltage generated by the charge pump circuit **PV2** is applied to the column decoder **YD** in the memory block **B1** via the switch circuit **P2** and to the column decoder **YD** in the memory block **B2** via the switch circuit **P4**. Although a case where the plurality of memory blocks are two memory blocks **B1** and **B2** is described below, the plurality of memory blocks are not limited to two memory blocks and three or more memory blocks can be used as the plurality of memory blocks.

[0033] In this embodiment of the present invention, in order to conduct a high voltage generated by each of the charge pump circuits **PV1** and **PV2** so as not to reduce a potential level, p-channel-type MOS transistors are used as the switch circuits **P1-P4**.

[0034] The switch circuits **P1-P4** are connected to a switch selection circuit **SW** for selectively activating the switch circuits **P1-P4**. The switch selection circuit **SW** receives an externally-input row address signal and outputs block selection signals **BS1** and **BS2** so as to selectively apply output voltages of the charge pump circuits **PV1** and **PV2** to the memory blocks **B1** and **B2**. It should be noted that the number of block selection signals to be output corresponds to the number of memory blocks, e.g., when there are **M** memory blocks in a flash memory, **M** block selection signals are output.

[0035] In this embodiment of the present invention, for clarity of description, an address signal which is externally input to the switch selection circuit **SW** is described as being a row address signal. However, such an address signal is not limited to the row address signal and can be a column address signal or a combination of the row and column address signals.

[0036] The block selection signal **BS1** from the switch selection circuit **SW** is input to each gate of the switch circuits **P1** and **P2** with a level of the block selection signal **BS1** being shifted by a level shifter **LS1**. The block selection signal **BS2** from the switch selection circuit **SW** is input to each gate of the switch circuits **P3** and **P4** with a level of the block selection signal **BS2** being shifted by the level shifter **LS1**. In this case, an inversion level shifter, which shifts a level of a signal based on a stable ground potential, is used as the level shifter **LS1** so as to ensure that the switch circuits **P1-P4**, which are the P-channel-type MOS transistors, are turned on.

[0037] A switch circuit **N1** is provided such that a gate thereof is connected between connection points of the switch circuit **P1** and the level shifter **LS1**. The switch circuit **N1** has a source connected to ground and a drain connected to a drain of the switch circuit **P1**. When the switch circuit **P1** is electrically disconnected, the switch

circuit **N1** is brought into a conductive state so as to ground the row decoder **XD**. Further, a switch circuit **N2** is provided such that a gate thereof is connected between connection points of the switch circuit **P2** and the level shifter **LS1**. The switch circuit **N2** has a source connected to ground and a drain connected to a drain of the switch circuit **P2**. When the switch circuit **P2** is electrically disconnected, the switch circuit **N2** is brought into a conductive state so as to ground the column decoder **YD**.

[0038] Next, a specific circuit structure of the row decoder **XD** is described. The row decoder in the memory block **B1** has a same structure as that of the row decoder in the memory block **B2**, and therefore only the row decoder in the memory block **B1** is described below.

[0039] The row decoder **XD** includes the P-channel-type MOS transistors **Q1**, **Q2**, ..., **Qn**, an address decoder **AD**, and a plurality of level shifters **LS2** the number of which corresponds to the number of P-channel-type MOS transistors **Q**. N-channel-type MOS transistors **G1**, **G2**, ..., **Gn** are provided such that each N-channel-type transistor is connected between a single level shifter **LS2** and a single P-channel-type MOS transistor **Q**. It should be noted that *n* denotes the number of columns, i.e., the number of word lines, in a single memory block.

[0040] All the sources of the P-channel-type MOS transistors **Q1-Qn** are connected to an output terminal of the switch circuit **P1** and each drain of the P-channel-type MOS transistors **Q1-Qn** is connected to a corresponding one of the word lines **WL**. Each of signals **r1**, **r2**, ..., **rn** which are obtained by decoding externally input row address signals using the address decoder **AD** are input to a corresponding one of gates of the P-channel-type MOS transistors **Q1**, **Q2**, ..., **Qn** with a level of each of the signals **r1-rn** being shifted by a level shifter **LS2**. Similar to the level shifter **LS1**, an inverse level shifter is used as the level shifter **LS2**.

[0041] The N-channel-type MOS transistors **G1-Gn** are provided so as to ground unselected word lines. The reason for this is that when the same potential as that of selected memory cell is applied to unselected memory cells, gate disturbance is caused, thereby decreasing the reliability of data. Further, the reason why the N-channel-type MOS transistor are used is that they are superior in ability to pass a ground potential there-through.

[0042] Next, data write/erase operations on the memory block **B1** are described. When performing the data write operation, a row address signal is externally input to the switch selection circuit **SW** so that the block selection signal **BS1** output by the switch selection circuit **SW** is activated. The block selection signal **BS1** is input to the switch circuits **P1** and **P2** via their respective level shifters **LS1** so as to bring the switch circuits **P1** and **P2** into a conductive state. As a result of this, the charge pump circuits **PV1** and **PV2** apply a voltage to the row decoder **XD** and the column decoder **YD**, respectively.

[0043] For example, the charge pump circuit **PV1** generates a voltage of 12V which is applied to a predetermined word line via the switch circuit **P1** and the row decoder **XD** of the memory block **B1** and the charge pump circuit **PV2** generates a voltage of 6V which is applied to a predetermined bit line via the switch circuit **P2** and the column decoder **YD** of the memory block **B1**. As a result, data is written in a memory cell in which the predetermined word line and the predetermined bit line cross each other.

[0044] In this case, in the unselected memory block **B2**, a block selection signal **BS2** output by the switch selection circuit **SW** is not activated, so that the switch circuits **P3** and **P4** are in a nonconductive state. Therefore, no voltage is applied to any one of the word lines and bit lines in the memory block **B2** by the charge pump circuits **PV1** and **PV2**.

[0045] When performing a data erase operation, a row address signal is externally input to the switch selection circuit **SW** so that the block selection signal **BS1** output by the switch selection circuit **SW** is activated. The block selection signal **BS1** is input to the switch circuits **P1** and **P2** via their respective level shifters **LS1** so as to bring the switch circuits **P1** and **P2** into a conductive state. As a result of this, the charge pump circuits **PV1** and **PV2** apply a voltage to the row decoder **XD** and the column decoder **YD**, respectively.

[0046] For example, a voltage of -12V generated and applied to the switch circuit **P1** by the charge pump circuit **PV1** is output from the switch circuit **P1** since the block selection signal **BS1** is input to the gate of the switch circuit **P1** via the level shifter **LS1** so as to turn on the switch circuit **P1**. Similarly, the voltage applied to the P-channel-type MOS transistors **Q1-Qn** by the switch circuit **P1** is output from the P-channel-type MOS transistors **Q1-Qn** since the address signals **r1-rn** are input to corresponding gates of the P-channel-type MOS transistors **Q1-Qn** via their respective level shifters **LS2** so as to turn on the P-channel-type MOS transistors **Q1-Qn**. Specifically, a threshold voltage of the P-channel-type MOS transistor forming the switch circuit **P1** and a threshold voltage of a corresponding one of the P-channel-type MOS transistors **Q1-Qn** included in the row decoder **XD** are added to the voltage of -12V which is generated by the charge pump circuit **PV1**, so that a voltage of about -10V required for the data erase operation is applied to each word line **WL** in the selected memory block **B1**. The charge pump circuit **PV2** does not generate such a high voltage as is generated by the charge pump circuit **PV1**, and therefore, although the block selection signal **BS1** brings the switch circuit **P2** of the memory block **B1** into a conductive state, a column address signal is inactive during the data erase operation, and therefore all the bit lines are controlled so as to be brought into a floating state. As a result, data in all the memory cells in the memory block **B1** is erased.

[0047] In this case, in the unselected memory block **B2**, the block selection signal **BS2** output by the switch

selection circuit **SW** is not activated and an output voltage from the level shifter **LS1** becomes 0V, so that the switch circuits **P3** and **P4** are brought into a nonconductive state. Therefore, no voltage is applied to any one of the word lines in the memory block **B2** by the charge pump circuits **PV1** and **PV2**.

[0048] During the data write/erase operations, in the unselected memory block **B2**, all the signals output from the address decoder **AD** are brought to a LOW level and are input to their respective N-channel-type MOS transistors **G1-Gn** via a corresponding one of the inverse level shifters **LS2** so that the N-channel-type MOS transistors **G1-Gn** are brought into a conductive state and all the word lines are grounded.

[0049] In this case, since an output voltage of the charge pump circuit **PV1** is not applied to the unselected memory block **B2** when performing the data write operation on the selected memory block **B1**, a level of an output from each inverse level shifter **LS2** in the unselected memory block **B2** is the same as that of a voltage applied by the charge pump circuit **PV2** or a power supply **Vcc** (not shown). When performing the data erase operation on the selected memory block **B1**, an output voltage from each inverse level shifter **LS2** in the unselected memory block **B2** is a positive voltage (e.g., about 2V to 3V) which can bring the N-channel-type MOS transistors **G1-Gn** into a conductive state.

[0050] Further, in the unselected memory block **B2**, the switch circuits **N1** and **N2** are brought into a conductive state, and therefore the row decoder **XD** and the column decoder **YD** are grounded, thereby reducing the load applied to the charge pump circuit **PV2**.

[0051] In this state, capacitance of the load applied to the charge pump circuit **PV1** is a sum of parasitic capacitance of the drains of the switch circuits **P1** and **P3**, parasitic capacitance of the drains of the P-channel-type MOS transistors **Q1, Q2, ..., Qn** in the memory block **B1** which are electrically connected to the charge pump circuit **PV1** due to conduction of the switch circuit **P1**, and capacitance of the load applied to a word line which is selected due to conduction of any one of the P-channel-type MOS transistors **Q1-Qn**. In this case, the switch circuit **P3** is in a nonconductive state, and therefore parasitic capacitance of the P-channel-type MOS transistors **Q1-Qn** in the memory block **B2** and capacitance of the load applied to the word lines **WL** connected to the P-channel-type MOS transistors **Q1-Qn** in the memory block **B2** are not included in the capacitance of the load applied to the charge pump circuit **PV1**.

[0052] For example, when a channel length **L1** and a channel width **W1** of each of the P-channel-type MOS transistors forming the switch circuits **P1** and **P2** are 1  $\mu\text{m}$  and 180  $\mu\text{m}$ , respectively, the parasitic capacitance of each of the switch circuits **P1** and **P2** is typically designed so as to be, for example, about 160 fF. When a channel length **L2** and a channel width **W2** of each of the P-channel-type MOS transistors **Q1-Qn** in the memory block **B1** are 1  $\mu\text{m}$  and 40  $\mu\text{m}$ , respectively, the par-

asitic capacitance of each of the P-channel-type MOS transistors **Q1-Qn** is typically designed so as to be, for example, about 40 fF. When capacitance of the load applied to a single word line to be selected is 1.5 pF and the number (**n**) of rows in one memory block is  $n = 2048$ , the entire capacitance of the load applied to the charge pump circuit **PV1** is obtained as follows:  $160 \text{ fF} \times 2 \text{ (blocks)} + 40 \text{ fF} \times 2048 + 1.5 \text{ pF} = \text{about } 83.74 \text{ pF}$ .

[0053] On the contrary, in the case where the flash memory shown in Figure 1 does not include the switch circuits **P1** and **P3** as in the case of the conventional flash memory, although capacitance of load applied to the switch circuits **P1** and **P3** is excluded, load applied to the P-channel-type MOS transistors **Q1-Qn** in the memory block **B2** are included in the entire capacitance of load applied to the charge pump circuit **PV1**, and therefore the entire capacitance of load applied to the charge pump circuit **PV1** is obtained as follows:  $40 \text{ fF} \times 2048 \times 2 \text{ (blocks)} + 1.5 \text{ pF} = \text{about } 165.34 \text{ pF}$ .

[0054] Therefore, according to this embodiment, capacitance of the load applied to the charge pump circuit **PV1** is reduced by half as compared to the conventional flash memory. Further, based on the same solution, it is appreciated that as the number (**M**) of memory blocks connected to the charge pump circuit **PV1** is increased, capacitance of the load applied to the charge pump circuit **PV1** is reduced to  $1/M$  as compared to the conventional flash memory.

[0055] Further, in this embodiment, similar to the entire capacitance of the load applied to the charge pump circuit **PV1**, entire capacitance of the load applied to the charge pump circuit **PV2** includes capacitance of the load applied to the switch circuits **P2** and **P4**, capacitance of the load applied to the column decoder **YD** in the memory block **B1** which is connected to the charge pump circuit **PV2** due to conduction of the switch circuit **P2**, and capacitance of the load applied to a bit line selected by the column decoder **YD**. In this case, the switch circuit **P4** is in a nonconductive state, and therefore capacitance of the load applied to the column decoder **YD** in the memory block **B2** and capacitance of the load applied to each bit line connected to the column decoder **YD** are not included in the entire capacitance of the load applied to the charge pump circuit **PV2**.

[0056] On the contrary, in the case where the flash memory shown in Figure 1 does not include the switch circuits **P2** and **P4** as in the case of the conventional flash memory, although capacitance of the load applied to the switch circuits **P2** and **P4** is excluded, the load applied to the column decoder **YD** in the memory block **B2** is included in the entire capacity of the load applied to the charge pump circuit **PV2**. In this case, capacitance of the load applied to the column decoder **YD** is overwhelmingly larger than that of the load applied to the switch circuits **P2** and **P4**, so that the entire capacitance of the load applied to the charge pump circuit **PV2** is reduced to about  $1/M$  as compared to the conventional flash memory.

[0057] As described above, according to this embodiment, by connecting output terminals of charge pump circuits only to corresponding decoders selected as minimum requirements in a memory block, rather than to the memory block, it is possible to significantly reduce the load applied to the output terminals of the charge pump circuits. In this case, although all the switch circuits are connected to each of the charge pump circuits, the load applied to the switch circuits is considerably smaller than that applied to the decoders. Therefore, as compared to the conventional flash memory, the load applied to each of the charge pump circuits can be sharply decreased and when the number of memory blocks connected to each of the charge pump circuits is M, the load applied to each of the charge pump circuits is reduced to about 1/M.

[0058] A size of the charge pump circuit greatly depends on an entire area of a capacitor included in the charge pump circuit. The entire area of the capacitor is roughly proportional to the capacitance of the load to be driven, and therefore when the capacitance of the load is reduced to about 1/M, the size of the charge pump circuit can also be reduced to about 1/M.

[0059] As described in detail above, according to the present invention, it is possible to select decoders in a memory block as minimum requirements from all the memory blocks so as to provide an output of a corresponding one of the charge pump circuits, and therefore it is enough for each of the charge pump circuits to drive only a minimum number of loads required.

[0060] Although a size of a charge pump circuit used in a conventional memory and required for performing data read/write/erase operations on the conventional memory keeps on increasing while storage capacity of memories is increased day by day, according to the present invention, when a memory is divided into M memory blocks, it is possible to reduce an area in a semiconductor chip which is occupied by the charge pump circuit to about 1/M as compared to a conventional memory. Further, even if storage capacity of a memory is increased, by increasing the number of blocks in the memory so as to fix the storage capacity for one block, it is possible to suppress an increase of the size of the charge pump circuit.

[0061] Furthermore, by providing the charge pump circuits so as to be uniform in size, the driven load is reduced, and therefore it is possible to shorten a period of time required for prescribed potential to be reached, thereby shortening a period of time required for performing data write/erase operations.

[0062] This improves operating efficiency of the charge pump circuit, and therefore power consumption can be reduced and furthermore, it is possible to reduce production cost due to an effect of reducing a chip area.

[0063] Various other modifications will be apparent to and can be readily made by those skilled in the art without departing from the scope and spirit of this invention. Accordingly, it is not intended that the scope of the

claims appended hereto be limited to the description as set forth herein, but rather that the claims be broadly construed.

## Claims

1. A nonvolatile semiconductor memory device comprising:

a plurality of memory blocks each including a memory array including a plurality of memory cells, a plurality of word lines and bit lines provided so as to cross each other for selecting the memory cell, a row decoder for selecting the word line according to an externally-input row address signal, a column decoder for selecting the bit line according to an externally-input column address signal; and

at least one internal voltage generation circuit for applying a voltage required for performing data write/erase operations on the memory array,

wherein a plurality of first switch circuits are provided such that each first switch circuit is provided between the at least one internal voltage generation circuit and the row decoder or the column decoder, and

a switch selection circuit is provided for selectively operating the plurality of first switch circuits.

2. A nonvolatile semiconductor memory circuit according to claim 1, wherein the at least one internal voltage generation circuit includes a charge pump circuit and has a function of generating a voltage which is higher than a positive or negative power supply voltage.

3. A nonvolatile semiconductor memory circuit according to claim 1, wherein each first switch circuit has a function of electrically connecting and disconnecting the at least one internal voltage generation circuit to the memory block so as to selectively apply an output voltage provided by the internal voltage generation circuit to the memory block.

4. A nonvolatile semiconductor memory circuit according to claim 1, wherein the switch selection circuit has a function of outputting a signal for selecting at least one of the plurality of first switch circuits according to an externally-input address signal.

5. A nonvolatile semiconductor memory circuit according to claim 1, wherein each first switch circuit is formed of a P-channel-type MOS transistor.

6. A nonvolatile semiconductor memory circuit ac-

according to claim 1, wherein a plurality of second switch circuits are provided such that one of a source and a drain of each second switch circuit is connected to an output terminal of a corresponding one of the plurality of first switch circuits provided between the at least one internal voltage generation circuit and the row decoder or the column decoder and the other one of the source and the drain thereof is grounded, and each second switch circuit has a function of grounding a connection point between the row or column decoder and the corresponding one of plurality of first switch circuits when the corresponding one of plurality of first switch circuits is electrically disconnected.

7. A nonvolatile semiconductor memory device according to claim 6, wherein each second switch circuit is formed of an N-channel-type MOS transistor.

5

10

15

20

25

30

35

40

45

50

55



**FIG. 1**






FIG. 2



*FIG. 3*





European Patent  
Office

## EUROPEAN SEARCH REPORT

Application Number  
EP 02 25 4586

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
X	ATSUMI S ET AL: "A 3.3 V-only 16 Mb flash memory with row-decoding scheme", SOLID-STATE CIRCUITS CONFERENCE, 1996. DIGEST OF TECHNICAL PAPERS. 42ND ISSCC., 1996 IEEE INTERNATIONAL SAN FRANCISCO, CA, USA 8-10 FEB. 1996. NEW YORK, NY, USA, IEEE, US, PAGE(S) 42-43, 415 XP010156390 ISBN: 0-7803-3136-2 * figure 1 * * figure 2 *	1-7	G11C8/12 G11C16/14 G11C16/08 G11C16/12
X	TANAKA T ET AL: "High-speed programming and program-verify methods suitable for low-voltage flash memories" SYMPOSIUM ON VLSI CIRCUITS. DIGEST OF TECHNICAL PAPERS, XX, XX, 1994, pages 61-62, XP002111031 * figure 1 * * figure 2 * * table 1 *	1-7	
P, X	EP 1 176 608 A (SHARP KK) 30 January 2002 (2002-01-30) * figure 1 *	1-4	
A	* paragraph [0017] *	5-7	
X	US 6 222 773 B1 (TANZAWA TOORU ET AL) 24 April 2001 (2001-04-24) * figure 13 * * figure 14 * * figure 15 *	1-4	
A		5-7	
A	US 5 999 479 A (PARK EUNGJOON ET AL) 7 December 1999 (1999-12-07) * figure 2 *	1-7	
The present search report has been drawn up for all claims			
Place of search MUNICH		Date of completion of the search 14 November 2002	Examiner Havard, C
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X: particularly relevant if taken alone Y: particularly relevant if combined with another document of the same category A: technological background O: non-written disclosure P: intermediate document</p> <p>T: theory or principle underlying the invention E: earlier patent document, but published on, or after the filing date D: document cited in the application L: document cited for other reasons &amp;: member of the same patent family, corresponding document</p>			

EPO FORM 1503 03 82 (P04C21)



European Patent  
Office

# EUROPEAN SEARCH REPORT

Application Number  
EP 02 25 4586

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
A	US 5 615 149 A (FUTATSUYA TOMOSHI ET AL) 25 March 1997 (1997-03-25) * figure 2 *	1-7	
A	EP 0 525 678 A (TOKYO SHIBAURA ELECTRIC CO) 3 February 1993 (1993-02-03) * figure 5 *	1-7	
			TECHNICAL FIELDS SEARCHED (Int.Cl.7)
The present search report has been drawn up for all claims			
Place of search MUNICH		Date of completion of the search 14 November 2002	Examiner Havard, C
<p><b>CATEGORY OF CITED DOCUMENTS</b></p> <p>X : particularly relevant if taken alone  Y : particularly relevant if combined with another document of the same category  A : technological background  O : non-written disclosure  P : intermediate document</p> <p>T : theory or principle underlying the invention  E : earlier patent document, but published on, or after the filing date  D : document cited in the application  I : document cited for other reasons  &amp; : member of the same patent family, corresponding document</p>			

EP FORM 1503 (03.02) (P4/C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 02 25 4586

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

14-11-2002

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
EP 1176608	A	30-01-2002	JP 2001357699 A	26-12-2001
			EP 1176608 A2	30-01-2002
			US 2001050861 A1	13-12-2001
US 6222773	B1	24-04-2001	JP 11353886 A	24-12-1999
			US 6118697 A	12-09-2000
US 5999479	A	07-12-1999	NONE	
US 5615149	A	25-03-1997	JP 2573116 B2	22-01-1997
			JP 5006680 A	14-01-1993
			US 5485421 A	16-01-1996
			US 5521863 A	28-05-1996
			US 5363330 A	08-11-1994
EP 0525678	A	03-02-1993	JP 2835215 B2	14-12-1998
			JP 5028784 A	05-02-1993
			DE 69222589 D1	13-11-1997
			DE 69222589 T2	26-02-1998
			EP 0525678 A2	03-02-1993
			KR 9603398 B1	09-03-1996
			US 6088267 A	11-07-2000
			US 6041014 A	21-03-2000
			US 5513146 A	30-04-1996
			US 6166987 A	26-12-2000
			US 5680349 A	21-10-1997
			US 5812459 A	22-09-1998
			US 5392253 A	21-02-1995

EPC FORM P0458

For more details about this annex see Official Journal of the European Patent Office, No. 12/82